Development and fabrication of improved power transistor switches by Chu, C. K. & Hower, P. L.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19760021382 2020-03-22T14:29:36+00:00Z
	H	 ;P
	
EH r-1	 U1rr;H^xn i
° vqnrJH
^v^w
t_n
N p o
^ b
I O ^,
r9 V1
U^
X
N O
^ E
o N
n x
r^
Q J
U1 r
r,
r'
o^
w
n
J C+
N
DEVELOPMENT AND FABRICATION OF
IMPROVED POWER TRANSISTOR SWITCHES
by it
P. L. Hower
Westinghouse Research Laboratories
Pittsburgh, PA 15235
and
C. K. Chu
Westinghouse Semiconductor Division
Youngwood, PA
Prepared for
National Aeronautics and Space Administration
NASA-Lewis Research Center
Cleveland, Ohio 44135
Contract NAS 3-18916
q0
DEVELOPMENT AND FABRICATION OF
IMPROVED POWER TRANSISTOR SNITCHES
by
P. L. Hower
Westinghouse Research Laboratories
Pittsburgh, PA 15235
and
C. K. Chu
Westinghouse Semiconductor Division
Youngwood, PA
Prepared for
0	 National Aeronautics and Space Administration
NASA-Lewis Research Center
Cleveland, Ohio 44135
Contract NAS 3-18916
i
rm
A1.	 Report No. 2. Government Accession No. 3,	 Recipient's Catalog No.
NASA CR-135013
4	 Tale and Subtitle 5. Report Date
Development and Fabrication of Improved Power Transistor Switches February,	 1976
6. Performing Organization Code
7	 Authorlsl B.	 Performing Organization Report No.
I'.	 L.	 Hower;
	 C.	 K.	 Chu
_ 10. Work Unit No.
9	 Performing Organization Name and Address
Westinghouse Research La'+oraturies 11. Contract or Grant No.
1310 Beulah Road
Pittsburgh,	 PA 15235 NAS 3-18916
13. Type of Report and Period Covered
Contractor Report Interim12, Sponsoring Agency Name and Address
National Aeronautics and Space Administration
14. Sponsoring Agency CodeLewis Research Center
(1eveland,	 ()H	 44135
15. Supplementary	 Notes
Project `anager, Gale Sandberg, Power Electronics Branch
NASA Lewis Research Center, Cleveland. 	 Ohio
tb	 Abstract
A new class of high-voltage power transistors has been achieved by adapting present
interdigitated thyristor processing techniques 	 to the fabrication of NPN Si transistors.	 Present
devices are 2.3 cm in diameter and have achieved BV 
CEO 
(sus) of 850 V with a maximum h FE I C product
of	 380 A at VCE = 5 V.	 The electrical performance obtained 	 is consistent with	 the predictions of
an optimum design theory specifically developed for power switching transistors. 	 The forw:;rd SOA
of the experimental transistors shows a significant
	 improvement over commercially available devices.
The report describes device design, wafer processing, and various measurements which include DC
characteristics,forward and reverse second breakdown limits,and switching times.
11	 Key Words ISuggested by Authorlsl ] 	 18	 Distribution Statement
Power Transistors
Switching Transistors
Unclassified-Unlimited
Second Breakdown
Transistor Modelinc
19	 Security Classif	 (of this reportl +	20	 Security Cldssif	 lot this page)	 21	 No	 of Paqes
	 22	 Price*
Unclassified	 Unclassified
For sale by the N.ltlonal Technlca! Information Selvlce, Springfield. Vugmu 22151
\-1•C•16A'It	 1, -11
TABLE OF CONTENTS
Page
1. SUMMARY . .	 . . . . .	 .	 . .	 . .	 . . .	 .	 .	 . .	 . .	 .	 .	 .	 .	 .	 .	 1
2. INTRODUCTION	 . . . . . . . . . . . . . . . . . . . . . . . .	 2
3. DEVICE DESIGN . . . . . . . . . . . . . . . . . . . . . . . . 	 3
3.1	 Initial Considerations and Background 	 .	 .	 .	 .	 .	 . .	 .	 .	 3
3.2	 Minimum Area Needed for the DC Requirements 	 .	 .	 . .	 .	 .	 7
3.3	 Encapsulation Considerations	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 8
3.4	 DC	 Characteristics	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 10
3.5	 Switching Characteristics	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 14
14
3.5.1	 Rise	 Time	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .
3.5.2	 Storage	 Time	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 17
4. TECHNOLOGY	 INVESTIGATION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 19
4.1	 Wafer	 Processing	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 19
4.2	 Triple-diffused	 Profile	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 20
4.3	 Emitter	 Geometry	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 20
5. EXPERIMENTAL	 RESULTS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 25
5.1	 Base	 Diffusion	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 25
5.2	 Transistor	 Experiments	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 27
5.3	 DC	 Characteristics	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 27
5.4	 Switching Characteristics 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 27
5.5	 Inductive	 Switching	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 34
5.6	 Forward	 SOA	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 35
6. TEST	 DATA	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 37
7. CONCLUSIONS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 42
8. PAPERS PUBLISHED UNDER THIS CONTRACT 	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 44
9. REFERENCES	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 45
I 
i
1. SUMMARY
The overall objective of this progrs- is the development of
device design and processing techniques which permit the fabrication of
NPN transistors suitable for high-efficiency switching applications
where the required BV 
CEO
voltage is in the range of 400 to 800 V. An
important aspect of the program has been the increase of the emitter
area over that available in present commercial devices.
The transistors described in this interim report are 2.3 cm
in diameter and have an emitter area that is approximately eight
times larger Lhan that practical with a TO-3 package. This "scale-
up" has been achieved without serious side-effects such as voids at the
Si/header interface and non-uniformities in the emitter current distri-
bution.
The electrical performance achieved is consistent with the
predictions of the optimum design theory used for the transistor design.
Specific sections of the report describe the device design, wafer
processing techniques, and also various measurements which include DC
characteristics, forward and reverse second breakdown limits, and switching
times. Also discussed are specific areas of interest that will receive
attention during the remaining portion of the contract.
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2. INTRODUCTION
There is substantial evidence that large-area transistors will	 t
fill a major need in present and future power electronics efforts. For
example, devices are frequently paralleled (sometimes over 100 TO-3's)
in order to achieve the necessary controllable current, the necessary
safe-operating area, or the necessary circuit efficiency. In addition
there are certain applications where paralleling devices presents pro-
blems due to non-uniform current distribution during turn-off. In these
applications a single large transistor is needed.
The obvious question is: Can larger transistors be made and
still be cost-competitive? We believe the answer to this question is
"yes". For example, the techniques described in this report are routinely
used to produce interdigitated thyristors up to 5 cm in diameter. While
the steps necessary to adapt thyristor and rectifier processing techniques
to transistors are not trivial, they pose no major technological hurdles.
We are confident that many of the processing and design procedures
worked out for the present 2.3 cm transistors will be applicable to even
larger devices.
This interim report describes our approach to the adaptation
of these techniques. The first section of the report describes the
basic device design, with subsequent sections dealing with processing and
experimental measurements.
r
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3. DEVICE DESIGN
3.1 Initial Considerations and Background
Before describing the specific device design used for the
transistors, it is worthwhile to consider certain features of the
different profiles that might be used. Depending on the particular
application, power switching transistors are usually made using one of
the profiles of Figure 1. In this section we give the reasons behind
M	 the choice made for the present contract effort.
Table 1 lists the desired DC characteristics to be achieved.
From the standpoint of determining the initial device design, the most
important characteristics are the blocking voltages (BV CEO and
 BVCER),
the high-current conductic-i specifications, VCE (sat) and h FE , and the
switching times which are listed in Table 2.
The values required for t r , t f , and i s together with the
BV	 and peak gain requirements, immediately rule out consideration of
CEO	 +
a single-diffused profile. This profile is also at a disadvantage
because of the low current density obtainable in the on state. The pi-nu
structure [11, which has lightly-doped regions on hoth sides of tre
collector-base junction, does have an advantage over a double-diffused	 0
profile with regard to the current density that can be controlled for a
given h FE and forward drop VCE' However, this improvement is achieved
at the expense of a wide, lightly-doped base region, which increases the
base transit-time and significantly degrades the rise and fall times.
Maximizing the on-current density is desirable from the standpoint of
minimizing device size, weight, and cost. It is important to note that
in some cases, a thermal dissipation requirement (e.g. a specification
on junction-to-case thermal resistance) may place a bound on the minimum
emitter area that can be used.
3
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Table 1 — De Characteristics
Specification
Symbol Number Description Value
BV CEO (sus) (1) Minimum collector-emitter 600 V at 100 mA
sustaining voltage, base open
BVCER(sus) (2) Minimum collector-emitter 800 V at 100 mA
sustaining voltage, RBE
47 ohm
BV (3) Minimum emitter-base break- 8 V at 1 mAEBO down voltage, collector open
ICER (4) Maximum collector-emitter 0. 1 mA at 600 Vleakage current, RBE'
47 ohm
V CF(sat) (5) Maximum collector-emitter 0.4 V
saturation voltage at
I C	5A, I B = 0.25A
V CE (sat) (G) Maximum collector-emitter 0.8 V
saturation voltage at
I c = to A, I 	 = 1 A
V BE (sat) (7) Maximum emitter-base 1.0 V
saturation voltage at
I C	5 A, I B = 0.25 A
hFE (8) Minimum do forward current 10
transfer ratio at I c = 10 A,
V CE = 5V
I (9) De collector current 15 AC, max
absolute maximum rating
5
c1,
L6
W!
Table 2 — Switching Times
Specification IiFP Proposed
Symbol	 Number Description Value Value Units
t	 (10) Maximum collector current 0.1 0.15 As
r
rise time*
t f	 (11) Maximum collector current 0.1 0.12 µs
fall time*n
t	 (12) Maximum collector storage 0.5 0.7 µs
time*
*Resistive load with I C =	 5 A,
	 1 131 - IB2
	
1 A.
Am
R
While the specifications of Table 1 contain no data on safe-
operating-area or thermal resistance, measurement of these character-
istics are part of the contract goals. In addition, the SOA will become
important in future applications of the transistor. Therefore, it is
believed that the double-diffused profile represents the best choice.
It has the best switching performance, good on-current density (within
a factor of two of the pi-nu), and good thermal dissipation capability
(better than the pi-nu, but not as good as the single-diffused).
3.2 Minimum Area Needed for the DC Requirements
This section describes the results of an optimum design pro-
cedure (2), which takes the required blocking voltage, BV CEO(sus), and
a spe-ification of the on-state, e.g. 
hFF 
at I C , VCE as input data and
then calculates a minimum AE that will achieve both characteristics.
'Mis procedure is useful for estimating the minimum die and package size
for these two specifications.
While this result is important to know for the present design,
it is also worth noting that there may be reasons for increasing the
metallurgical emitter area A EM above the minimum value. As example:
•	 some additional voltage drop in the series emitter resistance
RE , which may be needed to provide 5allasting for a forward
SOA requireme-t, will reduce the effective value of V CI: across
the "intrinsic" transistor thereby increasing the required Al,
e	 emitter current crowding may reduce A E below AEM
•	 specifications on the thermal resistance may require AE
to be larger than the minimum
•	 switching time considerations may require the smallest
possible collector width W C , which gill deviate from the
optimum WC , and thereby require an increase in A.F . This
topic is discussed further in Section 3.5.
-4
7
7 I i i i7y
Figure 2 shows the reEults of the minimization procedure using
BV 
CFO° 
600 V and the IC and h FE values fr m specifications (5) and (6)
of Table 1. It can be seen from this figure that the 5 A, V CE (sat) spe-
cification is actually the most restrictive, since it requires an
AE - 0.5 cm2 . this area is larger than the 0. 3G cm 2 needed for the 10 A
specification.
3.3 Encapsulation Considerations
From Figure 2 it is clear that a package considerably larger
than the familiar TO-3 size will be required. A considerable degree of
if
	
using conventional solder die-attach and wire-bonding
procedures has been achieved (3] for die sizes up to 2 cm 2 (AEM	 1 cm2 )	 71
using a TO-115 package, which is approximately 1.35 in (3.4 cm) in dia.
This approach could be used for our devizes; however, there are a number
of problems which arise with the solder die-attach/wire bonding approach
as the die size is increased. Furthermore, there is an ottractive
alternative in the compression-bonded-encapsulation (CBE:) technique,
which is presently used to manufacture interdigitated thyristors at the
Westinghouse Semiconductor Division.
In the standard CBE technique, tite silicon wafer (0.1 to 0.2 milt
thick) is alloyed to a thick ('^- 1 mm) molybdviltm disc at a high temperature
(800 to 900 (I C). This temperature substantially reduces the likelihood
of developing voids at the silicon-metal interface, a result that is
important if the proper SOA is to be achieved.
The emitter contact is alsc different with CBE in that contact
over the rntire emitter region can be achieved b y ttse of a "preform" as
shown in Figure 3. The preform is usually 0.15 mm thick molybdenum which
is etched to have the same geometry as the emitter region. Base contact
is accomplished via a center contacting wire which is insulated from the
emitter electrode.
This procedure allows Lite use of a planar emitter-base
structure and avoids the need for multiple emitter wire bonds. In
addition, a substantial amount of heat can be removed from the top of
8
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the transistor via the emitter preform. In view of these advantages
and also the practicality of fabricating even larger transistors (e.g.
5 cm diameter thyristors are presently in production) we decided to
pursue the CBE approach for device fabrication.
3.4 DC Characteristics
In this section we describe the optimum design results using
the most restrictive specifications, (1) and (5) of Table 1. Pertinent
device data for this design is listed in Table 3, and the impurity
profile is shown in Figure 4. The calculated collector characteristic
for this design is shown in Figure 5. Also plotted as points on Figure
5 are the values of IC , VCE for specifications (5) and (6) with the
corresponding values of I  shown in parentheses. It can be seen that in
all cases the calculated I  curve lies above the I  point, with the
VCE = 0.4 V, IC = 5 A point lying fairly close to the calculated curve.
For the calculation of Figure 5, a series emitter resistance
of 15 milliothms was assumed. This resistance, if properly distributed
over the emitter contact area*, has a dominant influence on the shape of
the forward SOA boundary [4].
Another characteristic of interest is the h FE vs. I C curve,
which is shown in Figure 6 for the parame.ers of Table 3. At large values
of IC , emitter current crowding becomes important and hFE will deviate
from the ideal value. The onset of current crowding will occur at some
value of IC2 which is normally in the region where h FE is decreasing as
IC -1 , that is, where the widtn of the current-induced-base is approxi-
mately lequal to WC . For IC > IC2 , the effective emitter area decreases
^- as IC
 , and as a result, h FE shows an I C	proportionality at high
currents. The value of IC for which current crowding begins it termed the
*
The influence of various device and package characteristics on the
effective value of RE
 is presently under study. The results of this
work will be contained in the Final Report.
ti.
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Table 3 — Optimum Design for Specifications (1) and (5)
Symbol Description Value Units
WC Metallurgical collector width 7.6 x 10- 3 cm
N C Collector donor density 6.0 x 10 13 cm-3
Q Total number of base acceptors per unit area. 2.0 x W cm 2
QB = WBO NA(x)dxI
A 
EM
Y	 llurgical emitter area 0.6 cm 
ESW Emitter stripe width 0.076 cm
(30 mil)
Z Emitter perimeter 16 cm
(6.3 in.)
4
I
11
c0
c
a^UCOU
T
L
a
E
I Im
Curve 649946-A
n+
	
o	 n	 n+
Figure 4 General shape of the impurity profile showing;
definition of terms used in Table 3.
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"cross-over current" IC2 .:hich can be estimated using
IC2 = 6.0 x 10-2 AR /LE 2 	(A)	 (1)
where LE is equal to one-half the emitter stripe width, ESW. This
equation is based on an analysis [5] which accounts for the lateral
voltage drop under conditions of base-widening. Figure 6 shows how the
IC-2 portion of the h FE (IC ) curve will shift with decreasing stripe width.
It can be seen that fcr a metallurgical area AEM = 0.6 cm 2 , an emitter
stripe width of 0.76 mm (30 mil) will give I C2 = 17 A, which is more
than adequate to meet the highest current characteristic of Table 1.
3.5 Switehinm Characteristics
At present there is no adequate design theory that relates the
switching performance to the device variables. There are two problems.
One is the lack of device models that work satisfactorily in the time
domain. Tile second is the lack of a set of generalized test waveforms
which can be used to measure device characteristics and still give a
useful description of switching circuit performance. Nevertheless it
is frequently possible to get an approximate idea of switching behavior
using the standard resistive load circuit. Some progress has been made
in predicting the shape of the waveforms for this circuit and these
results are used here to estimate the rise and storage times. 	
I
3.5.1 Rise Time
For the device design of Table 3, we have used a charge control
model [6] which predicts the i C (t) and vCE (t) waveforms during turn-on.
Figure 7 shows how the rise time t  will vary with supply voltage VCc,
where t  is defined for different percentages of the steady-state
collector voltage, V CF . The reason for the VCc dependence of t  can be
seen with the aid of Figure 8. During turn-on, the time required to
travel the dashed portion of the load line will be relatively short,
since the base transit time corresponds to that of the metallurgical base.
'11he time required to move over the solid portion is considerably longer ,W
14
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and can be related to an effective transit time of the collector region.
Therefore, as V CC is reduced, the fraction of h FE IB due to operation in
the quasi-saturation region will increase, and as a result, t  will also
be increased.
Although it is important to account for this effect during
testing, it is unlikely to be a problem in most applications where the
apparent value of V cc will usually be a substantial fraction of BV CEO
and well beyond the quasi-saturation region.
For a 10-90 percent rise time of 0.15 usec, Figure 7 shows
that the design of Table 3 meets this requirement over a wide range of
VCC values. The theory for fall time has yet to be completed; however,
it is expected that t  will show a dependence and magnitude closely
related to that given in Figure 7 for tr.
3.5.2 Storage Time
Prediction of storage time is more involved than calculating
rise time because the collector n-n+ junction is usually injecting at
the initiation of the turn-off pulse. In addition, charge storage
under the base contact and at the edge of the emitter-base junction can
be important. The overall problem of predicting storage and fall time
will be studied during the final portion of the contract; however, we
can make an estimate of the minimum storage time that will result when
the collector n-n+ junction is not strongly injecting. This will occur,
for example, when there is only a slight amount of base 'overdrive" at
the initiation of turn-off, or when the lifetime in the n + collector
region is low.
Using the same charge control model of [6], the minimum
storage time can be approximated by:
2h FF. WC
is
_
min
	 8 D,	 P,n (1 +	
IB1	 )	 (2)
1•	 B2
17	
1,
- _-	 —	 19fiad
For the transistor of Table 3, (2) gives t s,min a 0.73 usec, which can
be reduced slightly if W C is decreased from the optimum value of 75 um.
Typically is is larger than 
ts,min 
indicating that additional
charge is stored in the collector region. Initial results indicate
that the base lifetime and profile are important in determining the
actual value of ts.
18
4. TECHNOLOGY INVESTIGATION
4.1 Wafer Processing
Two approaches to wafer processing are being investigated,
bevel-etch and planar. These terms refer to the meLhod used to fabricate
tyre base-collector junction, which must be capable of blocking at least
800 V and must have an area of approximately 1.5 cm 
2. 
The bevel-etch
technique is routinely used for large-area p +-n junctions, where the p+
layer is a relatively deep diffusion (50 to 80 microns).
For the transistor, we wanted to determine whether bevel-etch
junctions suffer any serious degradation of 
BVCBO 
as x iBC is reduced to
the range of 20 to 25 microns. This depth is set by the switching time
requirements on the metallurgical base width W BO and by the need for good
reproducibility of WBO using conventional diffusion profiles.
Even shallower junctions are possible with a planar structure
[71 that uses a high-resistance polysilicon layer to achieve a linear
grading of the surface potential. With proper selection of geometries,
it is possible to achieve ideal or "bulk" values of breakdown voltage.
We have achieved blocking voltages in excess of 4 kV with this technique;
however, these results apply to relatively small-area junctions
(= 0.1 cm 2 ). Since at least a 20 fold increase in junction area is
required for the prosent design, a considerable reduction of the defect
density (obtained using conventional processing techniques) is required.
To date, most success has been obtained with the bevel-etch
approach; however, considerable progress has been made in reducing the
number of defects in the planar junctions. It is believed that the
eventual benefits of the planar approach (higher frequency, more reliable
junction passivation, reduced surface leakage current, and non-hermetic
packaging possibilities) justify additional work in this area. Recent
19
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results indicate that the defect density can be reduced to less than
2
1 per cm ` , which is approaching a satisfactory range.
4.2 Triple-diffused Profile
Figure 9 shows spreading resistance impurity profiles which
are representative of the bevel-etch devices made to date. The profile 	 1I
shown here is "triple-diffused", which requires a relatively long
diffusion time to establish the collector n + region. Some double-diffused
devices were made, where this n+ diffused layer is absent and collector
contact is made via an alloyed n+ region. Although 
BVCBO 
voltages as
high as 1 kV were achieved with the alloyed junctions, the results were
not always reproducible and it was decided to concentrate on the triple-
diffused approach for fabrication of the sample devices. The process
which has given the best overall results is outlined in Figure 10. The
results of the experimental transistor runs using this and similar
processes are described in Section 5.2.
4.3 Emitter Geomet
Three mask geometries were used to fabricate the experimental
transistors, and relevant geometrical data is summarized in Table 4.
The GCS mask was used for the initial devices. Later runs were made
using a modified thyristor mask, and the final devices were made using a
geometry designated as 565, which is shown in Figure 11.
The metallurgical emitter stripe width of the geometries of
Figure 11 is 1.3 mm (50 mil) for the snowflake and 1.0 mm (40 mil) for
f	 the 565 mask. These dimensions, although relatively coarse by transistor
standards, are sufficiently small to Handle the required currents. The
permissible stripe width is directly related to the maximum current
density to be controlled, which is related to BV
	
12).]. Thus as BV
CEU	 i
is reduced it will be necessary to use narrower stripe widths than those
shown in Figure 11. During the final period of the contract we intend
to investigate the possibility of increasing the emitter area at,d perimeter
to the degree permissible with the present fusion diameter.
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4"t
Starting Wafer
60 ohm-cm
[Phosphorus Dep. and drive
Single-side Lap and Etch
Ga-A1 Diffusion
(closed tube)
Ga Drive
Boron Dep. and Drive
[-- P.mitter Photo Chem.
LPhos. Dep. and Drive
[— Contact Pho •.o Chem.
Alloy
Metallization (Al)
` Metal Photo Chem J
[	 Bevel Grind	 ]
CSpin Etch -- —^
Passivation
C
Fmitter Preform
FIGU;ZE 10 PROCESS OUTLINE
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TABLE. 4 EMITTER GEOMETRY DATA
aa:k	 AE4 	 LL (= ESW/2)	 Z	 IC2(*)
(cm ` )	 (cm)	 (mil)	 (cm)	 (A)
GCS	 0.506	 2.54 x 10-2	10	 19.7	 46.8
SF	 1.625
	
6.35 x 10 -2
	25	 26.6	 24.1
565	 1.066	 5.08 x 10 -2	20	 14.4	 24.7
* QE/DE = J x 10 13 cm-4-sec.
9
23
24
RFYRODUCIBLT.,ITY OF THE
ORIANAL PAGE 18 PC^
RM-67191
i
I
Fig. 11 !Metallized wafers for the 565 and snowflake geometries.
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5. EXPERIMENTAL RESULTS
5.1 Base Diffusion
Initial work focused on developing a process that would give
the required base width and still achieve the blocking voltage needed
for the collector-base junction. Two methods of diffusing the base
were investigated: closed-tube with Ga-A1 as the source and open-tube
with a BBr 3 source. The results of the first two experimental runs,
which are sumumarized in Table 5, indicated that the closed-tube Ga-A1
process would be satisfactory for subsequent transistor runs. Devices
made using the BBr 3 process typically exhibited what we have termed
"premature breakdown", where the name is due to the shape of the reverse
I-V characteristic shown in Figure 12(a). A model has previously been
proposed [8] which accounts for the observed behavior and is shown in
Figure 12(b). For the BBr 3 devices of Table 5, the presence of this
defect has been verified by a number of techniques. These include
observation of light emission, anodization experiments, and correlation
of observed spot size with measured R values. By way of additional con-
#m4 firmation it has been found that devices exhibiting premature breakdown
after base diffusion frequently show a "pipe" characteristic after emitter.
That is, there can be a resistive path between emitter and collector,
which will occur if the defect happens to be in a region which receives
the emitter diffusion.
It is also important to note that the defect density for our
devices must be significantly less than would be acceptable for a multi-
chip or integrated circuit type of device which is perhaps one-tenth
the area. Efforts to reduce the defect density have been carried out in
parallel with the experimental transistor runs, and recent results
indicate that ae now have an open tube BBr 3 process which is free of
11
y^_
i
25
TABLE 5 REVERSE I-V CHARACTERISTIC DATA (AVERAGED
Vo	R	 BV (5 mA)
Process	 (V)	 (kohm)	 (V)
Ga-A1 (x. = 17 um) 	 *	 *	 597
J
BBr 3 (x^ = 19 um)	 16	 125	 150
Junction area = 3 cm 
*No premature breakdown observed.
i A
A-M
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the premature breakdown problem. These techniques should permit the
fabrication of high-voltage planar junctions having the largest area
know to date.
5.2 Transistor Experiments
Several transistor runs have been processed and the results
are summarized in Table 6. The values given in this table are repre-
aentative of each particular run. Fifty-four sample devices were
selected from Runs 10, 11B, 12A, and 12B, and have been delivered to
NASA-Lewis RC. Individual data on these devices is given in Section 6.
5.3 DC Characteristics
Figure 13 shows a typical collector characteristic for the
low-voltage, high-current region and also an I C vs. VCE plot with
I  = 0 under pulsed conditions. From the latter curve we can estimate
BV CEO (sus) to be in the range of 800 to 850 V at 100 mA. This transistor
meets the VCE (sat) specification with ample margin (VCE (sat) = 0.21 V at
IC = 5A, h FE = 20).
Comparison of the measured and predicted behavior in the quasi-
saturation region is shown in Figure 14 for a transistor from Run 7,
where it can be seen that the one-dimensional model predicts the correct
ti
behavior, at least over a portion of the characteristic. For V CE > 3 V
ti
and I C > 35 A, the onset of current crowding causes deviation from the
one-dimensional model. "this behavior is more clearly shown in Figure 15,
where the measured 11 
FE
values deviate from the one-dimensional calculation.
At higher currents hFE shows an I C
-2 
behavior which corresponds to an
effective emitter stripe width that agrees well with the met,-.11urgical
value of 50 mils.
5.4 Switching Characteristics
As can be seen from Table 6 the measured rise and fall times
are larger than the goal of 0.15 usec. Other measurements have shown
that these values of t  and t  are artificially large by an amount
estimated to be in the range of 0.10 to 0.15 usec. This increase is
27
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Fig. 12 (a) I-V characteristic of premature breakdown characteristic.
(b) Model of the defect.
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11156	 565 Mask
Run 10
300 usec pulses
10 steps
Using OFFSET and
300 usec pulses
(negative)
(4)
MESON
nEM.n
MESON
:J,	
2 steps
b)
Fig. 13 (a) Collector characteristic in quasi-saturation region.
(b) Pulsed measurement of ICEO vs. VCEO, BV CEO(sus) =
800 to 850V @ 100 mA.
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REPRODUCIBU,ITY OF THE
OItiGLUL PAGEIiB-.ILXIEL-
1.0 A
4
3
2
Im
.a
50
40
a
30
20
10
Curve 680593-A
Theory
N c =9 x 1013 cm-3
We =110 N m
hFEO 26
	 13 —2QB =7.4x 10 cm
A E =2.0cm2
• Measurements
YTRAN 7 B2 SF-5
	
O F 	 i	 i	 i	 i	 i
	0 	 1	 2	 3	 4	 5
VCE (V)
Fig. 14 Comparison of measured and predicted behavior in
the quasi-saturrition region.
31
a
Q1
 
6
4
mOvu
^
 
N
y'
f
>
	
P
^
M
	
-
 
a
II
	
T
	
n 
_
8
2
uGm
Q
^
	
1
f4Cd0
it
w
1
5
T
It
It
c
o
IA^
7)0Er
-
 
E
4j 
>
4
4
 
T,
0u
 
t
o
0)
I i
9
ri
-j
A
G
g
7
-
33
L- i
due to a base circuit inductance which could not be eliminated in our
switching test circuit. In addition, V cc for the switching measurements
was equal to 25 V, which frequently gives a load line that results in a
significant increase of t  and t f , as shown in Figures 7 and 8. Thus
it is believed that with an improved test circuit and with V cc increased
to higher voltages, the goal of 0.15 usec will be achieved.
Except for Runs 8 and 9, the i-easured storage time exceeded
the contract goal, and for this case the test circuit does give the
correct value. It is believed that the excess t is related to the
s
minority carrier lifetime in the n + collector region and also in the
metallurgical base. During the final portion of the contract, theoretical
and experimental work will be carried out to see what device parameters
c;1n be adjusted to reduce ts.
Initial experiments with electron radiation show that t can
s
be reduced. However, there is it in that the current gain is
also reduced. As an example, devices from Run 7 were irradiated with
a dose of 4 x 10 3 cm
-2
, 2 MeV electrons. The storage time decreased
from 7 to 1.3 usec, h FEtl decreased from 32 to 16, and h
FE 
@ 20 A, 5 V
decreased from 21 to 6. These results indicate that the lifetime was
reduced in both the metallurgical base and collector regions.
Additional studies of the use of electron radiation as a
method of tailoring transistor characteristics are planned for the final
portion of the contract.
5.5 Inductive Switching
The results of initial testing using an inductive load circuit
are shown in Figure 16, where 
ISB 
is shown as a function of collector
load inductance. The points indicate values of I C for which second
breakdown occured for the reverse I  given. '11ie solid lines correspond
to a critical energy, FI SH = 112 1.1 58 2 , 11hich can be related to a critical
temperature of Lite pinched-in region ( 11j. The dashed curve corresponds
to the onset of avalanche injection and has been calculated using a
34
charge control model [10]. Based on the limited data obtained to date,
it appears that ISB for the present eesign is dominated by thermal
effects. One of the topics that remains to be investigated is the use
of an increased emitter perimeter, which should give increased ISB
values for both mechanisms.
5.6 Forward SOA
One of the important results demonstrated in the initial
portion of the contract is a major increase in the safe-operating-area
over what is presently available in commercial devices. Figure 17 shows
the results of measurements and calculation of the SOA for conditions
that correspond closely to DC operation. The open data points indicate
the onset of current localization as determined from a measurement of
VBE during the power pulse. The solid points indicate the measured
onset of second breakdown, which could not he detected for one device
at 2A, 135 V due to power limitations of the test set. Additional
measurements on a larger number of transistors indicate that greater
than 50 percent will pass a 1 sec, 4A, 100 V power test.
Also shown in Figure 17 is the SOA boundary of the Westinghouse
alloy transistor family, which is known to have the best performance of
commercial devices from the standpoint of the steeply sloped (second
breakdown) portion of the curve [11].
W
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6. TEST DATA
Table 1 lists measures data on a total of 54 devices which
have been delivered to NASA-Lewis RC. The averagea results are:
	V CE(sat)	 VCE(sat)	 BV CEO (sus)
	
(5;	 (6)	 (10)
Average of
50 devices	 0.66 V	 0.55 V	 680 V
Desired	 < 0.4	 < 0.8	 > 600
As a confirmation of the design theory, a number o % the devices did
simultaneously meet all three requirements; however, on the average
VCE (sat) at 5A was about 50 percent larger than the goal. The main
reason for these results is that the collector width on most of the
devices is thicker than Lite optimum value given :n Table 3, e.g. for
Run 12, WC was purposely increased to about 110 microns so that even if
a device did i.ave a non-unifotm alloyed region, the resulting reduction
In BV CEOwould not decrease this quantity be'ow 600 V.
Recent refinements in the alloying procedure have improved
the collector contact uniformity and have given BV CEOvalues close to
the ideal. Consequently we believe that subsequent transistor runs will
give results quite close to the predicted design for n arly all the
devices in the run.
i
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Table 7 (cont.)
base
	 ^ 0
I
G	 1^
G wu.6/_
3Y ug
AA,e;vA,T	 c"' flee ler	 .D BSc
I
in
Notes
Test
(1) VCE(sat)
(2) VCE(sat)
(3) VCEO' ICEO
Conditions
I C = 5A, I  = 0.25A
I C = 10A, I  = 1.OA
•
Eauioment Used
Tektronix 576, 300vsec pulsed
Tektronix 576, full-wave rectified,
60Hz
A
*I CEO @ V
CEO = 600V or V
CEO @ I CEO = O.lrA
is increased.
(4)	 hFE	 IC = 1nA, VCE = 5V
whichever occurs first as voltage
Tektronix 576, 300usec pulsed
(5) VEBO' I EBO	 "	 Tektronix 576, full-wave rectified,6nHz
**I EBO @ V EBO - BV or V EBO @ IEBO	
W, whichever occurs first as voltage
is increased.
(6) **`BV 
CEO 
(sus),	 I C = lOOmA, except where (41) Semiconductor Division inductive
noted by use of a slash, test set. L = 20mll or 1000mH as noted.
BVCER(sus)	 e.g., 950/40 means the
voltage ^%as measured at
40mA
'*'This test was initiated using L = 1000mH; however, destructive oscillations
were sometimes observed with this inductance and L was reduced to 2(^^H for
the remainder of the test.
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). CONCLUSIONS
Several important results are evident at this interim point
in the program. Specifically it has been demonstrated that:
Interdigitated thyristor fabrication techniques can be
%
adapted to large-area (% 4 cm ` ), high-voltage (BV CEO< 1 kV)
transistors.
0	 The forward SOA of the experimental transistors (I C > 4 A
at VCF = 100 V, for a 1 sec. power pulse) represents a
significant improvement over the forward SOA of
commercially available high-voltage transistors.
Pleasured device performance shows good agreement with the
predictions of a design theory that has been specifically
developed ror high-power switching transistors.
Finally, it should be noted that there is no major technological barrier
to extending the techniques described here to the fabrication of even
larger transistors. For example, 2 in. (50 mm) diameter thyristors are
now in production. For a similar sized transistor, some effort would
be required to increase the current capacity of the base lead. Never -
the less, a 2 in. transistor is a very real possibility.
What would the "volt-ampere" capability of such a transistor
be? Listed below are estimates of the 
hFEIC 
products for different
BV 
CEO 
(sus) values.
42
a
Predicted volt-ampere capability of a 2 fi nch (50 mm) diameter transistor
BV 
CEO 
(sus) 11FEIC @ V CE = 3 V
IC IC	 *	 EV CEO (sus)
(V) (A) (A)* (kVA)*
400 9,000 1,800 720
500 6,100 1,220 610
600 4,000 800 480
800 2,060 412 330
*hFE	
5
It is believed that a device of this size would open up major new
applications for transistors (large motor 1ontrol, transportation,
induction heating, etc.) and thereby :rake a significant contribution
to the field of power electronics.
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